U.S. Department of Commerce, Patent and Trademark Office Serial No. Atty Docket No. HOW B D VOIS 10/631,941 M-15171 US INFORMATION DISCLOSURE STATEMENT BY APPLICANT **Applicant** (Use several sheets if necessary) Yi Ding Filing Date Group July 30, 2003 2812 U.S. Patent Documents Filing Date *Examiner Document Class Subclass If Appropriate Date Name Initial Number Jul. 2001 Yaegashi et al. WILL AA 6,265,739 Jun. 2004 Fan et al. AB 6,747,310 2003/0205776 Nov. 2003 Yaegashi et al. AC Oct. 2002 Yang et al. AD 6,468,865 Chang et al. 6,218,689 Apr. 2001 ΑE Hisamune AF 6,214,669 Apr. 2001 Kleine AG 6,162,682 Dec. 2000 Wang 6,232,185 May-01 ΑH Jun. 1999 5,912,843 Jeng ΑI Hsieh 6,436,764 Aug. 2002 ΑJ 5 Feb. 2002 Harari et al. ΑK 6,344,993 5,668,757 Sept. 1997 Jeng AL Tuan et al. AM 6,355,524 Mar. 2002 Feb. 2004 Furuhata 6,696,340 AN Jan. 1998 Orlowski et al. 5,705,415 AO AP AQ AR AS AT ΑU ΑV AW ΑX AY ΑZ Date Considered Examiner

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

. .

									Sneet 1	<u>) </u>	
U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No. Serial No.						
OLP				M-15171 US 10/631,941							
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant							
(Use several sheets if necessary) APR 1 9 2004 6					Yi Ding						
						Filing Date Group					
TADEMARK OF						30, 2003		Unassign	Unassigned		
				tent Documents	•		· · · · · · · · · · · · · · · · · · ·				
*Examiner		Document	_						ling Date		
Initial	AA	Number 6,420,231	Date 16 Jul. 2002	Name Harari et al.		Class	Subcla	ss If A	Appropriate	<u>-</u>	
WLL	AB	2003/0218908 A1	27 Nov. 2003	Park et al.			 \ \/			\dashv	
WL	AC	2004/0004863 A1	8 Jan. 2004				₩-				
WLL	AC -AD	2004/0004803 AT	8 Jan. 2004	Wang		-}					
	AE										
	AF				=						
	AG					· -	<u></u>	\rightarrow			
	AH			<u> </u>	<u>l</u>					_	
			Foreign P	atent Documents		•				_	
,					—		T		Translatio		
		Document	Date	Country		Class	Subcla	ss Y	es N	lo	
WLL	AI	EP 0 938 098 A2	25 Aug. 1999	Europe						l A	
	AJ								·		
	-AK									_	
	AL										
		OTHER A	RT (Including Au	thor, Title, Date, Pe	rtinent	Pages, E	tc.)				
WLL	АМ	United States Pater Interconnecting Co on March 10, 2004	onductive Gates in	. 10/798,475, entitle Nonvolatile Memo t No. M-15296 US.	ories ar	orication on the original of the original of the original of the original o	of Conduct olatile Mei	ive Lines mory Structi	ures," File	d	
WLL	AN	United States Patent Application No. 10/797,972, entitled "Fabrication of Conductive Lines Interconnecting First Conductive Gates in Nonvolatile Memories Having Second Conductive Gates Provided By Conductive Gates Lines, Wherein The Adjacent Conductive Gate Lines For The Adjacent Columns Are Spaced From Each Other, And Non-Volatile Memory Structures," Filed on March 10, 2004; Attorney Docket No. M-15297 US.									
	AO										
	AP										
Examiner 2	1.16	7/1/1/1/1/1	Date Considered	5/26/6	g ~						
) 	Initial i	if reference consider		<u> </u>	rmanc	e.with MI	PEP 609: I)raw line the	unap		
citation if not i	n confor	mance and not consi	dered. Include co	py of this form with	h your	communi	cation to a	pplicant.			

U.S. Department of Commerce, Patent and Trademark Office				Atty Docket No	Serial No.					
					M-15171 US 10/631,941					
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant					
/	Use several sheets is	Yi Ding								
B 88 5 7 7 7	U.S. Patent Documents					Filing Date Group				
12	<u></u>				July 30, 2003	Unassigned				
ADERNA	*		IIS Pat	ent Documents	<u> </u>					
*Examiner		Document					Filing Date			
Initial		Number	Date	Name	Class	Subcla	ss If Appropriate			
	AA									
	AB									
	AC									
	AD									
	AE									
	AF									
	AG	· · · · · · · · · · · · · · · · · · ·								
	AH									
	Al AJ									
	AK									
	AL									
	AM									
	AN									
	AO									
			 							
	AP		<u> </u>			┼				
/	AQ			the Wide Date B	antinant Bases F					
	Τ			thor, Title, Date, P			ctive Gates For			
WLL	AR	Nonvolatile Memo	ories From Layers	. 10/440,466, entitl With Protruding P	ortions," Filed o	n May 16,	2003; Attorney Docket			
	AS	United States Patent Application No. 10/440,005, entitled "Fabrication of Dielectric On A								
WLL		To Insulate The G	ate From Another 5203 US.	Element Of An In	tegrated Circuit,	" Filed on	May 16, 2003; Attorney			
WLL	AT	Memories Having 15204 US.	United States Patent Application No. 10/440,508, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories Having Select, Floating And Control Gates," Filed on May 16, 2003; Attorney Docket No.: M-							
WLL	AU	United States Patent Application No. 10/440,500, entitled "Integrated Circuits With Openings that Allow Electrical Contact To Conductive Features Having Self-Aligned Edges," Filed on May 16, 2003; Attorney Docket No.: M-15205 US.								
Examiner Walk 2. highly Date Considered \$120/05										
*EXAMINER	: Initial	if reference conside	red, whether or no	t citation is in conf	ormance with M	PEP 609;	Draw line through			
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through										

		1							
U.S. Department of Commerce, Patent and Trademark Office	Atty Docket No.	Serial No.							
	M-15171 US	10/631,941							
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Applicant								
O I P (Ose several sheets if necessary)	Yi Ding								
	Filing Date	Group							
E SEP 7 2 2003 1	July 30, 2003	Unassigned							
OTHER ART (Including Author, Title, Date, P	ertinent Pages, Etc.)								
United States Patent Application No. 10/393,212, entit	United States Patent Application No. 10/393 212 entitled "Nonvolatile Memories And Methods Of								
United States Patent Application No. 10/411,813, entit Having An Upward Protrusion," Filed on April 10, 200	United States Patent Application No. 10/411,813, entitled "Nonvolatile Memories With A Floating Gate Having An Upward Protrusion," Filed on April 10, 2003; Attorney Docket No.: M-12903 US.								
United States Patent Application No. 10/393,202, entit Structures With Protruding Features," Filed on March	led "Fabrication of Integral 19, 2003; Attorney Docke	ated Circuit Elements In at No.: M-15151 US.							
United States Patent Application No. 10/632,155, entit Channel Transistors," Filed on July 30, 2003; Attorney									
Each Cell Has Two Conductive Floating Gates," Filed US.	United States Patent Application No. 10/632,007, entitled "Arrays Of Nonvolatile Memory Cells Wherin Each Cell Has Two Conductive Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15223 US.								
Memory Cell Having Multiple Floating Gates," Filed out.	United States Patent Application No. 10/631,452, entitled "Fabrication Of Dielectric For A Nonvolatile Memory Cell Having Multiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15229 US.								
BB United States Patent Application No. 10/632,154, entit Memories In Which A Memory Cell Has Mutiple Floa Docket No.: M-15230 US.	United States Patent Application No. 10/632,154, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories In Which A Memory Cell Has Mutiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15230 US.								
	United States Patent Application No. 10/631,552, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on July 30, 2003; Attorney Docket No.: M-12902-1P US.								
BD United States Patent Application No. 10/632,186, entit Floating Gates Formed After The Select Gate And Hav Attorney Docket No.: M-15241 US.	United States Patent Application No. 10/632,186, entitled "Nonvolatile Memory Cell With Multiple Floating Gates Formed After The Select Gate And Having Upward Protrusions," Filed on July 30, 2003; Attorney Docket No.: M-15241 US.								
BE									
BF									
BG									
BH									
Examiner What Livelly Date Considered 5-126/05									
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.									

U.S. Department of Commerce, Patent and Trademark Office Atty Docket No. Serial No.											
O.S. Department of Commission, Faton, and Francisma Commis				M-15171 US				Unassigned			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s)							
(Use several sheets if necessary)					Yi Ding						
(Ose several sheets it necessary)					Filing Date				Group		
			· · · · · · · · · · · · · · · · · · ·	•	<u> </u>	Herewit	h		Unassigned		
U.S. Patent Documents								1.0			
*Examiner		Document						Filin	g Date		
Initial		Number	Date	Name	Class Subcl			<u> </u>	If App	ropriate	
TULL	AA	5,402,371	28 Mar. 1995	Ono			<u> </u>				
WLL	A.B.	5,856,943	5 Jan. 1999	Jenq			1.				
a CC	AC	6,057,575	2 May 2000	Jenq							
WLL	AD	6,130,129	10 Oct. 2000	Chen							
WLC	AE	6,134,144	17 Oct. 2000	Lin et al.							
WLL	ĀF	6,171,909	9 Jan. 2001	Ding et al.							
MLL	AG	6,200,856	13 Mar. 2001	Chen							
127L	AH	6,261,903	17 Jul. 2001	Chang et al.							
WLL	AI	6,326,661	4 Dec. 2001	Dormans et al.							
WU	AJ	6,355,524	12 Mar. 2002	Tuan et al.							
WLL	AK	6,365,457	2 Apr. 2002	Choi							
		OTHER A	ART (Including A	Author, Title, Date, Pe	rtinent	Pages, E	tc.)				
WLL	AL		Shirota, Riichiro "A Review of 256Mbit NAND Flash Memories and NAND Flash Future Trend," February 2000, Nonvolatile Memory Workshop in Monterey, California, pages 22-31.								
WLL	AM	Naruke, K.; Yamada, S.; Obi, E.; Taguchi, S.; and Wada, M. "A New Flash-Erase EEPROM Cell with A Sidewall Select-Gate On Its Source Side," 1989 IEEE, pages 604-606.									
INCL	AN			nd Hu, C. "A Novel H ion," 1986 IEEE, 584-		eed, 5-V	olt Programı	ning	EPRON	1	
WCL	AO		Mizutani, Yoshihisa; and Makita, Koji "A New EPROM Cell With A Sidewall Floating Gate Fro High- Density and High Performance Device," 1985 IEEE, 635-638.								
WH	ΑP	Ma, Y.; Pang, C.S.; Pathak, J.; Tsao, S.C.; Chang, C.F.; Yamauchi, Y.; Yoshimi, M. "A Novel High Density Contactless Flash Memory Array Using Split-Gate Source-Side-Injection Cell for 5V-Only Applications," 1994 Symposium on VLSI Technology Digest of Technical Papers, pages 49-50.									
WLL	AQ	Mih, Rebecca et al. "0.18um Modular Triple Self-Aligned Embedded Split-Gate Flash Memory," 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 120-121.									
WLL											
Examiner Na	1/2	17:1A	Date Considere	ed 5/20/	08		*****************			···········	
				ot citation is in confo						gh	

U.S. Department of Commerce, Patent and Trademark Office				Atty Docket No.				T	Serial No.		
				M-15171 US Unassigned							
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s)							
(Use several sheets if necessary)				Yi Ding							
		<u></u>			Filing Date Group						
					Filed Herewith Unassigned						ed
U.S. Patent Documents											
*Examiner		Document					_		• .		ng Date
Initial C	AS	Number 6,437,360	Date 20 Aug. 2002	Name Cho et al.		Class Subclass		class_	II Ap	propriate	
WLC	AT	6,438,036	20 Aug. 2002	Seki et al.		-	+	-	+	+ /	1
	AU	6,486,023	26 Nov. 2002	 			+-	 	+-	-	
WIL				Nagata		 	╀	 -	 	+	
WCC	AV	6,541,324	1 Apr. 2003	Wang Takabashi at al			├	 		 	
WIL	AW	2002/0064071 A1	30 May 2002	Takahashi et al.						-	
WhL	AX	2002/0197888 A1	26 Dec. 2002	Huang et al.		$\vdash \vdash$			·		
MIL	AY	6,266,278	24 Jul. 2001	Harari et al.				1			
WLL	AZ	5,901,084	4 May 1999	Ohnakado		$\vdash \vdash$				-	
MAC	BA	6,518,618	11 Feb. 2003	Fazio et al.		1				1	
Whi	BB	6,541,829	1 Apr. 2003	Nishinohara et al.		\sqcup				<u> </u>	
WL	. BC	6,414,872									
				Author, Title, Date, Pe							
WLL	BD	MOS,"2000 Intern	Spinelli, Alessandro S., "Quantum-Mechanical 2D Simulation of Surface-and Buried-Channel p-MOS,"2000 International Conference on Simulation of Semiconductor Processes and Devices: SISPAD 2000, Seattle, WA September 6-8, 2000								
WLL	BE	Kim, K.S. et al. "A Novel Dual String NOR (DuSnor) Memory Cell Technology Scalabe to the 256 Mbit and 1 Gbit Flash Memories," 1995 IEEE 11.1.1-11.1.4									
WIL	BF	, ,		Ground (NVG)- A N in a 0.5 um Process,"		•	-	-	Very I	High Dens	ity FLAS
WU	BG		Van Duuren, Michiel et al., "Compact poly-CMP Embedded Flash Memory Cells For One or Two Bit Storage," Philips Research Leuven, Kapeldreef 75, B3001 Leuven, Belgium, pages 73-74.								
	BH										
,											
	BI					=				•	
							-		\		
	BJ							•			
			,	•							
Examiner	1/2	1.11	Date Considere	ed 5/26/	165						
											ıgh
citation if not in	*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.										